Abstract-A time-interleaved ADC system is an alternative choice to implement a high speed rate ADC with relatively low speed ADCs operating at interleaved sampling times. However, the system resolution always degrades due to mismatches such as offset, gain, bandwidth and timing mismatches between different ADC channels. Previous analyses showed these mismatch effects individually. This paper derives explicit formulas for the mismatch effects when the gain, offset, timing and bandwidth mismatches exist together. Several graphs calculated from these formulas, which would be useful for designing a two-channel interleaved system, are provided too. The formulas can also be used for calibration algorithms to compensate for the channel mismatch effects.
INTRODUCTION
The speed of digital signal processing is getting faster and faster, thus the speed of A-D converters, which convert analog signals to digital forms, have to operate at a very high sampling rate. The most popular approaches for A/D conversion are the flash or parallel A/D conversion schemes. An alternative way for achieving high-speed conversion is the time-interleaved A/D converter, where several channel ADCs operate at interleaved sampling times as if they were effectively a single ADC operating at a much higher sampling rate [1] . Fig.1 shows such an ADC system. It is realized with a time-multiplexed array of M channel ADCs operates with one of M phase clocks, respectively. The sampling rate of the ADC as a whole is M times the channel sampling rate. In practice, however, several other aspects have to be considered in order to guarantee a good performance of a time interleaved A/D converter. There are mismatches such as offset, gain mismatches among channel ADCs as well as timing skew of the clocks distributed to them, which cause socalled pattern noise and significantly degrade S/N (effective bits) of the ADC system as a whole.
The effects of offset, gain and timing mismatches have being researched individually in [2] - [5] , and the explicit formula for the mismatch effects when all of offset, gain and timing mismatches exist together have been derived in [6] . The bandwidth mismatch effect has also been analyzed in [6] . However, combined channel mismatch effects, when the offset, gain, timing and bandwidth mismatches exist together, have not been established yet. This paper studies combined channel mismatch effects of two channel interleaved ADC system consisted of subranging ADCs on the basis of [6] .
II. MODEL OF TWO CHANNEL INTERLEAVED ADC
Although it is not practical to make flash ADCs with high resolution (greater than 10 bits), flash ADCs are often used as subsystems in "subranging" ADCs (sometimes known as "half-flash ADCs"), which are of much higher resolutions (up to 16bits).
A block diagram of an 8-bit subranging ADC based upon two 4-bit flash converters is shown in figure 2 . The conversion process is done in two steps. The first four significant bits (MSBs) are digitized by the first flash (to better than 8-bit accuracy), and the 4-bit binary output is applied to 4-bit DAC U.S. Government work not protected by U.S. copyright Figure 3 . model of two-channel time interleaved ADC system (again, better than 8-bit accurate). The DAC output is subtracted from the held analog input, and the resulting residue signal is amplified and applied to the second 4-bit flash. The outputs of the two 4-bit flash converters are then combined into a single 8-bit binary output word. If the residue signal range does not exactly fill the range of the second flash converter, then the converter will result in nonlinearities and perhaps missing codes [7] .
According to the operating process, the model for pipelined ADC can be established as showed in figure 3. Since S/H blocks may have different 3-dB bandwidth, and the adjacent channels may have unequal crosstalk due to the integratedcircuit (IC) interconnect environment or due to a finite S/H off-state isolation. Small variations will exist between channels in their midband frequency response due to power supply and ground impedance and standing waves on interconnects. Thus transfer function Η k (jΩ) is used to represent all these errors, which may also incorporate preceding systems common to all channels (e.g., an antialiasing filter) and its bandwidth is given by ƒ ck , which can be mismatched among channels.
III. COMBINED MISMATCH EFFECTS
Suppose that the input to the ADC is a sinusoidal signal V in (t)=Acos(2πf n t).The frequency transfer function Η k (jΩ) of kth channel is given by [6] :
Thus the output of the first order system is given by
Let the gains of ADC 1 and ADC 2 be g 1 , g 2 respectively, and their offsets be os 1 , os 2 respectively. Also, let the sampling timing deviations of ADC 1 and ADC 2 be δt 1 , δt 2 respectively. The output of the two-channel interleaved system is given as follows: 
For single tone input signal, SNR due to the combined mismatch is given by
For wideband input signal, SNR due to the combined mismatch is given by
IV. SIMULATION RESULTS AND DISSCUSSION

A. output spectrum
The output spectrum, consisted of four frequency components, can be read from (6) directly. The first term f in is signal while the second term -f in +(1/2)f s is due to gain, timing and bandwidth mismatches, and the last two terms 0 and (1/2)f s are caused by offset mismatch. Fig.4 is the simulated the output power spectrum. It can be shown that the effects of gain, timing and bandwidth mismatch interact each other while the offset mismatch effect is independent. 
B. SNR versus combined mismatch
Once the two channel interleaved system using subranging ADCs is designed, the gain g, offset os and timing deviation will not change, however, the G k and θ k may be changed since they are not only functions of f in but also f ck which may be influenced by temperature effect, aging, component drift, etc. Thus the changes of output frequency components coefficients, B s, B n , are determined by f in and f ck . Fig.5 shows numerical simulation result for the SNR of a single tone input signal interleaved system due to channel bandwidth mismatch. SNR achieves the maximum when f c1 equalizes f c2 which means there is no bandwidth mismatch. It can also be concluded that as the bandwidth is not much greater than input frequency, f c ≤8f in , bandwidth mismatch largely degrades SNR. While bandwidth is greater than input frequency, f c ≥10f in , the curve becomes monotone when f c1 ≤f c2 . As long as f c1 ≥f c2 , bandwidth mismatch has little effect on SNR.
C. SNR versus wideband input signal
The practical input to time-interleaved ADC system usually is wide band signal contains not only single frequency. Since coefficients of different frequency components, B s , B n, depend on input frequency from (7), thus, SNR may differ greatly from single frequency occasion. Fig.6 shows numerical simulation result for the SNR of a specified interleaved system due to wideband input signal with combined mismatch effects. When the maximal frequency component is much less than bandwidth, 10f in ≤f ck , SNR varies little from single frequency occasion. As long as the maximal frequency approximates bandwidth, SNR degrades rapidly. , δt2=0.5×10 -5 , os1=1.1×10 -3 , os2=2.9×10 -3 are no common with that of the single tone input signal shown in figure 5 since the more f c1 deviates from f c2 the more slowly SNR degrades as the bandwidth of input signal increases. This conclusion may be used to improve the SNR of interleaved system with additional S/H circuits.
V. CONCLUSION
The coarse model of interleaved ADC system using subranging ADCs has been established for analysis of combined mismatch effects. Explicit formulas for the mismatch effects on basis of [6] have been derived when all of offset, gain, timing and bandwidth mismatches exist together. It is concluded that the gain, timing and bandwidth mismatch effects interact with each other but the offset mismatch effect is still independent of them. Also, the combined mismatch effects on SNR of interleaved system, when the input is single tone signal and wideband signal, are both analyzed in this paper. Several graphs are given which are useful when designing and calibrating interleaved system. Further research is required to address other effects not considered in this paper such as channel linearity mismatch effects and how to accurately evaluate or measure bandwidth mismatch values and compensate for them.
